Until recently, only a compiler and a high-level simulator of the reconfigurable architecture ADRES existed. This paper focuses
on the problems that needed to be solved when moving from a software-only view on the architecture to a real hardware implementation,
as well as on the verification process of all involved tools.