Welcome!
To use the personalized features of this site, please log in or register.
If you have forgotten your username or password, we can help.
My Menu
Saved Items

Towards a Silicon Primordial Soup: A Fast Approach to Hardware Evolution with a VLSI Transistor Array

Jörg LangeheineContact Information, Simon Fölling8, Karlheinz Meier8 and Johannes Schemmel8

(8)  Kirchhoff-Institut für Physik, Heidelberg University, Schröderstr. 90, D-69120 Heidelberg, Germany
Abstract
A new system for research on hardware evolution of analog VLSI circuits is proposed. The heart of the system is a CMOS chip providing an array of 16 × 16 transistors programmable in their channel dimensions as well as in their connectivity. A genetic algorithm is executed on a PC connected to one or more programmable transistor arrays (PTA). Individuals are represented by a given configuration of the PTA. The fitness of each individual is determined by measuring the output of the PTA chip, yielding a high test rate per indiviuum. The feasibility of the chosen approach is discussed as well as some of the advantages and limitations inherent to the system by means of simulation results.

Contact Information Jörg Langeheine
Email: langehei@kip.uni-heidelberg.de
Fulltext Preview (Small, Large)
Image of the first page of the fulltext

References secured to subscribers.



Export this chapter
Export this chapter as RIS | Text
 
Remote Address: 38.107.191.109 • Server: mpweb03
HTTP User Agent: CCBot/1.0 (+http://www.commoncrawl.org/bot.html)