Data packing vs processing speed on low-cost massively parallel systems: A case study

View Related Documents

Book Chapter
KPR: A logic programming language-oriented parallel machine
Kiyoshi Shibayama, Masaaki Yamamoto, Hiroaki Hirata, Yasushi Kanoh and Takanori Sanetoh, et al.
Lecture Notes in Computer Science, 1988, Volume 315, Logic Programming '87, Pages 113-131
- Download PDF (1.3 MB)
Book Chapter
Message Dispatch on Pipelined Processors
Karel Driesen, Urs Hölzle and Jan Vitek
Lecture Notes in Computer Science, 1995, Volume 952, ECOOP’95 — Object-Oriented Programming, 9th European Conference, Åarhus, Denmark, August 7–11, 1995, Pages 253-282
- Download PDF (1.7 MB)
Book Chapter
A Scalable Architecture for Montgomery Nultiplication
Alexandre F. Tenca and Çetin K. Koç
Lecture Notes in Computer Science, 1999, Volume 1717, Cryptographic Hardware and Embedded Systems, Page 726
- Download PDF (731.5 KB)
Book Chapter
A Non-subtraction Configuration of Self-similitude Architecture for Multiple-Resolution Edge-Filtering CMOS Image Sensor
Norihiro Takahashi and Tadashi Shibata
Lecture Notes in Computer Science, 2009, Volume 5768, Artificial Neural Networks – ICANN 2009, Pages 391-400
- Download PDF (300.7 KB)
Journal Article
Considering data skew factor in multi-way join query optimization for parallel execution
Kien A. Hua, Yo-Lung Lo and Honesty C. Young
The VLDB Journal, 1993, Volume 2, Number 3, Pages 303-330
- Download PDF (1.5 MB)
Journal Article
Hardware Organization to Achieve High-Speed Elliptic Curve Cryptography for Mobile Devices
Sining Liu, Brian King and Wei Wang
Mobile Networks and Applications, 2007, Volume 12, Number 4, Pages 271-279
- Download PDF (447.7 KB)
Journal Article
Designing Run-Time Reconfigurable Systems with JHDL
Peter Bellows and Brad Hutchings
The Journal of VLSI Signal Processing, 2001, Volume 28, Numbers 1-2, Pages 29-45
- Download PDF (310.5 KB)
Journal Article
A method of parallel-sequential detection of image features in computer vision systems
A. A. Krasnobaev and A. K. Platonov
Journal of Computer and Systems Sciences International, 2007, Volume 46, Number 4, Pages 606-619
- Download PDF (368.1 KB)
Book Chapter
Essential Issues In System-On-A-Chip Design
Youn-Long Lin
2006, Essential Issues in SOC Design, Pages 1-5
- Download PDF (174.5 KB)
Book Chapter
Use of SystemC Modelling in Creation and Use of an SOC Platform: Experiences and Lessons Learnt from OMAP-2
James Aldis
2006, Platform Based Design at the Electronic System Level, Pages 31-47
- Download PDF (440.0 KB)

Abstract

This work presents some considerations on the hardware organization of the external memory in low-cost massively parallel systems and discusses a few basic criteria for the development of efficient algorithms. These criteria are illustrated with the help of a case study.

This work was partially supported by CNR Progetto Finalizzato Trasporti under contracts 93.01813.PF74, 93.04759.ST74 and 94.01371.PF74.

Fulltext Preview

Image of the first page of the fulltext document

Frequently asked questions General info on journals and books Send us your feedback Impressum Contact us

SpringerLink

Data packing vs processing speed on low-cost massively parallel systems: A case study

View Related Documents

Abstract

Fulltext Preview