Among the several FPGA technologgies available today, the comparison of tiiming performances is always device dependent.In order to compare accurately the performances of the logic block architectures used in FPGA's families, we have implemented different functions.Using a layout synthesizer we evaluate post layout performances of these functions.A methodology to optimize the size of transistor gates in Look-up Tables is proposed