Welcome!
To use the personalized features of this site, please log in or register.
If you have forgotten your username or password, we can help.
|
 |
Distributed Input and Deflection Routing Based Packet Switch Using Shuffle Pattern Network
| |
|
Distributed Input and Deflection Routing Based Packet Switch Using Shuffle Pattern Network
Thai Thach Bao9, Hiroaki Morino9, Hitoshi Aida9 and Tadao Saito9
| (9) |
Department of Information and Communication Engineering, Faculty of Engineering, University of Tokyo, 7-3-1 Hongo Bunkyo-ku, Tokyo 113-8656, Japan |
Abstract
In this paper, a scalable variable-length packet switch using multistage interconnection network is proposed. The architecture
consists of multiple non-buffer switch elements, interconnected with perfect shuffle pattern and with ring topology. Each
input port is connected to a switch element in a different stage, and packets applied from these ports are routed to their
destined output ports based on principle of deflection routing. The proposed switch has following features; (1) To achieve
certain packet loss rate, required number of stage to achieve certain packet loss rate is less than the same type of switches
due to efficient use of switch elements. (2) Packet loss rate is almost unchanged regardless of traffic patterns. In performance
evaluation, two types of non-uniform traffic are given and it is shown that the switch can achieve lower packet loss rate
than existing deflection routing based switch.
Fulltext Preview (Small, Large)
 References secured to subscribers.
|
|
|
|
|
|