This paper presents a multithreaded processor, the MSparc. MSparc supports up to four contexts on chip and employs block multithreading. The processor is compatible to standard Sparc processors making multithreading completely transparent to application programs.
Switching can be done by hardware or software and is achieved within one processor cycle. Preliminary performance evaluations in a NUMA architecture with weak cache coherence show processor utilization of up to 83%.