Institutional Login
Welcome!
To use the personalized features of this site, please
log in
or
register
.
If you have forgotten your username or password, we can
help
.
My Menu
Marked Items
Alerts
Order History
Saved Items
All
Favorites
Content Types
All
Publications
Journals
Book Series
Books
Reference Works
Protocols
Subject Collections
Architecture and Design
Behavioral Science
Biomedical and Life Sciences
Business and Economics
Chemistry and Materials Science
Computer Science
Earth and Environmental Science
Engineering
Humanities, Social Sciences and Law
Mathematics and Statistics
Medicine
Physics and Astronomy
Professional and Applied Computing
中文(简体)
中文(繁體)
English
Deutsch
한국어
日本語
Français
Español
العربية
Русский
Book Chapter
Design and Implementation of a General Purpose Neural Network Processor
Book Series
Lecture Notes in Computer Science
Publisher
Springer Berlin / Heidelberg
ISSN
0302-9743 (Print) 1611-3349 (Online)
Volume
Volume 4492/2007
Book
Advances in Neural Networks – ISNN 2007
DOI
10.1007/978-3-540-72393-6
Copyright
2007
ISBN
978-3-540-72392-9
DOI
10.1007/978-3-540-72393-6_82
Pages
689-698
Subject Collection
Computer Science
SpringerLink Date
Saturday, July 14, 2007
Add to marked items
Add to shopping cart
Add to saved items
Permissions & Reprints
Recommend this chapter
PDF (312.3 KB)
Free Preview
Design and Implementation of a General Purpose Neural Network Processor
Yi Qian
1
, Ang Li
1
and Qin Wang
1
(1)
school of Information and Engineering of University of Science and Technology Beijing, Beijing, China
Abstract
The general-purpose neural network processor is designed for the most neural networks algorithm and is required for variable bit length data processing ability. This paper proposes a processor that is based on SIMD (Single Instruction Multiple Data) architecture with three data bit mode: 8-bit, 16-bit and 32-bit. It can use the memory and ALU sufficiently when the bit mode changes. The processor is designed basing on 0.25–micron process technology and it can be synthesized at 50MHz with PKS of Cadence Inc. The experiment result shows that the processor can implement the neural network in highly parallel.
Yi
Qian
Email:
bjkdqy@126.com
Fulltext Preview (Small,
Large
)
References secured to subscribers.
more options
Find
Query Builder
Close
|
Clear
Title (ti)
Summary (su)
Author (au)
ISSN (issn)
ISBN (isbn)
DOI (doi)
And
Or
Not
(
)
* (wildcard)
"" (exact)
Within all content
Within this book series
Within this book
Export this chapter
Export this chapter as
RIS
|
Text
Frequently asked questions
|
General information on journals and books
|
Send us your feedback
|
Impressum
|
Contact
© Springer.
Part of Springer Science+Business Media
Privacy, Disclaimer, Terms and Conditions, © Copyright Information
MetaPress Privacy Policy
Remote Address: 38.107.191.113 • Server: mpweb17
HTTP User Agent: CCBot/1.0 (+http://www.commoncrawl.org/bot.html)