Welcome!
To use the personalized features of this site, please log in or register.
If you have forgotten your username or password, we can help.
My Menu
Saved Items

Formal Verification and Hardware Design with Statecharts

Jan PhilippsContact Information and Peter ScholzContact Information

(6)  Institut für Informatik, Technische Universität München, D-80290 München, Germany
Abstract
Statecharts extend the concept of Mealy Machines by parallel composition, hierarchy, and broadcast communication. While Statecharts in principle are widely accepted in industry, some semantical concepts, especially broadcasting, are still contested. In this contribution, we present a Statechart dialect that includes the basic concepts of the language and present a formal, relational semantics for it. We show that this semantics can be used for both formal verification by model checking and hardware synthesis
This work has been partially sponsored by the NADA Esprit Working Group 8533 and the BMBF project “KorSys”.

Contact Information Jan Philipps
Email: philipps@in.tum.de

Contact Information Peter Scholz
Email: scholzp@in.tum.de
Fulltext Preview (Small, Large)
Image of the first page of the fulltext

References secured to subscribers.



Export this chapter
Export this chapter as RIS | Text
 
Remote Address: 38.107.191.107 • Server: mpweb03
HTTP User Agent: CCBot/1.0 (+http://www.commoncrawl.org/bot.html)