Volume 11, Number 1, 35-59, DOI: 10.1007/s10710-009-9085-2

Automated synthesis of resilient and tamper-evident analog circuits without a single point of failure

Kyung-Joong Kim, Adrian Wong and Hod Lipson

View Related Documents

Abstract

This study focuses on the use of genetic programming to automate the design of robust analog circuits. We define two complementary types of failure modes: partial short-circuit and partial disconnect, and demonstrated novel circuits that are resilient across a spectrum of fault levels. In particular, we focus on designs that are uniformly robust, and unlike designs based on redundancy, do not have any single point of failure. We also explore the complementary problem of designing tamper-proof circuits that are highly sensitive to any change or variation in their operating conditions. We find that the number of components remains similar both for robust and standard circuits, suggesting that the robustness does not necessarily come at significant increased circuit complexity. A number of fitness criteria, including surrogate models and co-evolution were used to accelerate the evolutionary process. A variety of circuit types were tested, and the practicality of the generated solutions was verified by physically constructing the circuits and testing their physical robustness.

Keywords  Analog circuit - Robustness - Evolutionary strategies - Low-pass filter - Hardware implementation - Tamper-evident circuits

Fulltext Preview

Image of the first page of the fulltext document