Welcome!
To use the personalized features of this site, please log in or register.
If you have forgotten your username or password, we can help.
My Menu
Saved Items

Design and Implementation of Rough Rules Generation from Logical Rules on FPGA Board

Akinori KanasugiContact Information and Mitsuhiro MatsumotoContact Information

(1)  Department of Electronics, Tokyo Denki University, 2-2, Nishikicho, Chiyoda-ku, Tokyo 101-8457, Japan
Abstract
In this paper, the design, simulation, implementation and experiment of rough set processor are described. The experiment result shows that the proposed processor is ten times faster than PC, though the clock frequency is about 70 times lower.

Keywords  Rough sets - Processor -  FPGA


Contact Information Akinori Kanasugi
Email: kanasugi@d.dendai.ac.jp
URL: http://www.d.dendai.ac.jp/lab_site/vs/index_e.html

Contact Information Mitsuhiro Matsumoto
Email: 05gmd17@ed.cck.dendai.ac.jp
URL: http://www.d.dendai.ac.jp/lab_site/vs/index_e.html
Fulltext Preview (Small, Large)
Image of the first page of the fulltext

References secured to subscribers.



Export this chapter
Export this chapter as RIS | Text
 
Remote Address: 38.107.191.111 • Server: mpweb01
HTTP User Agent: CCBot/1.0 (+http://www.commoncrawl.org/bot.html)