You have Guest access.
Log In
Mladen Berekovic, Christian Müller-Schloer, Christian Hochberger and Stephan Wong
Front matter
1
Life on the Treadmill
2
Key Microarchitectural Innovations for Future Microprocessors
3
The Challenges of Multicore: Information and Mis-Information
4-15
Extracting Coarse-Grained Pipelined Parallelism Out of Sequential Applications for Parallel Processor Arrays
16-27
Parallelization Approaches for Hardware Accelerators – Loop Unrolling Versus Loop Partitioning
28-39
Evaluating Sampling Based Hotspot Detection
40-49
A Reconfigurable Bloom Filter Architecture for BLASTN
50-59
SoCWire: A Robust and Fault Tolerant Network-on-Chip Approach for a Dynamic Reconfigurable System-on-Chip in FPGAs
60-71
A Light-Weight Approach to Dynamical Runtime Linking Supporting Heterogenous, Parallel, and Reconfigurable Architectures
72-83
Ultra-Fast Downloading of Partial Bitstreams through Ethernet
84-95
SCOPE - Sensor Mote Configuration and Operation Enhancement
96-107
Generated Horizontal and Vertical Data Parallel GCA Machines for the N-Body Force Calculation
108-119
Hybrid Resource Discovery Mechanism in Ad Hoc Grid Using Structured Overlay
120-134
Marketplace-Oriented Behavior in Semantic Multi-Criteria Decision Making Autonomous Systems
135-145
Self-organized Parallel Cooperation for Solving Optimization Problems
146-158
Improving Memory Subsystem Performance Using ViVA: Virtual Vector Architecture
159-170
An Enhanced DMA Controller in SIMD Processors for Video Applications
171-182
Cache Controller Design on Ultra Low Leakage Embedded Processors
183-194
Autonomous DVFS on Supply Islands for Energy-Constrained NoC Communication
195-206
Energy Management System as an Embedded Service: Saving Energy Consumption of ICT
207-218
A Garbage Collection Technique for Embedded Multithreaded Multicore Processors
219-232
Empirical Performance Models for Java Workloads
233-245
Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis
246-257
Evaluating CMPs and Their Memory Architecture
Back matter
This page requires script.
Frequently asked questions General info on journals and books Send us your feedback Impressum Contact us
© Springer, Part of Springer Science+Business Media Privacy, Disclaimer, Terms & Conditions, and Copyright Info