Using Formal Verification Techniques to Reduce Simulation and Test Effort

View Related Documents

Book Chapter
Data-flow synchronous languages
Albert Benveniste, Paul Caspi, Paul Le Guernic and Nicolas Halbwachs
Lecture Notes in Computer Science, 1994, Volume 803, A Decade of Concurrency Reflections and Perspectives, Pages 1-45
- Download PDF (2.1 MB)
Book Chapter
Model Driven Development and Code Generation: An Automotive Case Study
Michele Banci, Alessandro Fantechi, Stefania Gnesi and Giovanni Lombardi
Lecture Notes in Computer Science, 2007, Volume 4745, SDL 2007: Design for Dependable Systems, Pages 19-34
- Download PDF (1.5 MB)
Book Chapter
MATOU: An Implementation of Mode-Automata
Florence Maraninchi, Yann Rémond and Yannick Raoul
Lecture Notes in Computer Science, 2000, Volume 1781, Compiler Construction, Pages 249-263
- Download PDF (252.0 KB)
Book Chapter
Synchronous Structures
David Nowak, Jean-Pierre Talpin and Paul Le Guernic
Lecture Notes in Computer Science, 1999, Volume 1664, CONCUR’99 Concurrency Theory, Page 78
- Download PDF (248.1 KB)
Book Chapter
Validation of Synchronous Reactive Systems: From Formal Verification to Automatic Testing
Nicolas Halbwachs and Pascal Raymond
Lecture Notes in Computer Science, 1999, Volume 1742, Advances in Computing Science — ASIAN’99, Page 789
- Download PDF (226.3 KB)
Book Chapter
Integrated design and simulation of hybrid systems
Georg Lehrenfeld, Rolf Naumann, Rainer Rasche, Carsten Rust and Jürgen Tacken
Lecture Notes in Computer Science, 1998, Volume 1386, Hybrid Systems: Computation and Control, Pages 221-236
- Download PDF (1.3 MB)
Book Chapter
Forma Design of Distributed Control Systems with Lustre
Paul Caspi, Christine Mazuet, Rym Salem and Daniel Weber
Lecture Notes in Computer Science, 1999, Volume 1698, Computer Safety, Reliability and Security, Page 687
- Download PDF (112.2 KB)
Journal Article
An experience in proving regular networks of processes by modular model checking
Nicolas Halbwachs, Fabienne Lagnier and Christophe Ratel
Acta Informatica, 1992, Volume 29, Numbers 6-7, Pages 523-543
- Download PDF (1,002.4 KB)
Book Chapter
Finite-state transducers as regular Böhm trees
Gérard Huet and Henri Laulhère
Lecture Notes in Computer Science, 1997, Volume 1281, Theoretical Aspects of Computer Software, Pages 604-610
- Download PDF (398.2 KB)
Journal Article
Case studies with Lurette V2
Erwan Jahier, Pascal Raymond and Philippe Baufreton
International Journal on Software Tools for Technology Transfer (STTT), 2006, Volume 8, Number 6, Pages 517-530
- Download PDF (883.2 KB)

Abstract

This paper describes an experiment in using formal methods in an industrial context. The goal is to use formal verification techniques in order to alleviate the simulation and test activities. The application is a flight control computer of the Airbus A340.

Fulltext Preview

Image of the first page of the fulltext document

Frequently asked questions General info on journals and books Send us your feedback Impressum Contact us

SpringerLink

Using Formal Verification Techniques to Reduce Simulation and Test Effort

View Related Documents

Abstract

Fulltext Preview